

WHAT IS CLAIMED IS:

1 1. A semiconductor structure comprising:

2 a semiconductor substrate that includes a first semiconductor material and a second  
3 semiconductor material wherein the first semiconductor material has a lattice constant that is  
4 different from a lattice constant of the second material;

5 a first transistor formed in the semiconductor substrate, the first transistor having first  
6 source and drain regions formed in the substrate oppositely adjacent a first channel region,  
7 wherein a first gate dielectric overlies the first channel region and a first gate electrode overlies  
8 the first gate dielectric, and wherein the first channel region is formed in the first semiconductor  
9 material and at least a portion of the first source and drain regions are formed in the second  
10 semiconductor material; and

11 a second transistor formed in the semiconductor substrate, having a conductivity type  
12 different than the first transistor, the second transistor having second source and drain regions in  
13 the substrate oppositely adjacent a second channel region, wherein a second gate dielectric  
14 covers the second channel region and a second gate electrode covers the second gate dielectric.

1 2. The structure of claim 1 wherein the first transistor is coupled to the second transistor to  
2 form an inverter.

1 3. The structure of claim 1 wherein the first transistor is coupled to the second transistor as  
2 part of a NOR circuit.

1 4. The structure of claim 1 wherein the first transistor is coupled to the second transistor as  
2 part of a NAND circuit.

1 5. The structure of claim 1 wherein the first transistor is coupled to the second transistor as  
2 part of an XOR circuit.

1 6. The structure of claim 1 wherein the first and second gate dielectrics are formed from a  
2 high-k dielectric.

1 7. The structure of claim 1 wherein the first and second gate electrodes comprise a metal  
2 material.

1 8. The structure of claim 1 wherein the lattice constant of the second semiconductor  
2 material is larger than the lattice constant of the first semiconductor material.

1 9. The structure of claim 8 wherein the first transistor is a PMOS transistor.

1 10. The structure of claim 9 wherein the second semiconductor material comprises silicon  
2 (Si) and germanium (Ge).

1 11. The structure of claim 10 wherein the second semiconductor material comprises Silicon  
2 (Si), Germanium (Ge), and Carbon (C).

1 12. The structure of claim 10 wherein the concentration of Ge is greater than 10 percent.

1 13. The structure of claim 1 wherein the lattice constant of the second semiconductor  
2 material is smaller than the lattice constant of the first semiconductor material.

1 14. The structure of claim 13 wherein the first transistor is an NMOS transistor.

- 1 15. The structure of claim 14 wherein the second semiconductor material comprises silicon  
2 and carbon.
- 1 16. The structure of claim 15 wherein the second semiconductor material comprises silicon,  
2 germanium, and carbon.
- 1 17. The structure of claim 15 wherein the concentration of carbon is in the range of 0.01  
2 percent to 0.04 percent.
- 1 18. The structure of claim 1 further comprising a third semiconductor material, wherein at  
2 least a portion of the second source and drain regions are formed in the third semiconductor  
3 material.
- 1 19. The structure of claim 18 wherein the lattice constant of the second semiconductor  
2 material is larger than lattice constant of the first semiconductor material and the lattice constant  
3 of the third material is smaller than the lattice constant of the first material.
- 1 20. The structure of claim 19 wherein the first transistor is a PMOS and the second transistor  
2 is an NMOS.
- 1 21. The structure of claim 19 wherein the third semiconductor material comprises silicon,  
2 germanium and carbon.
- 1 22. The structure of claim 1 wherein the first transistor comprises a PMOS transistor and the  
2 second transistor comprises an NMOS transistor and wherein the ratio of a width of the gate of

3 the PMOS transistor to a width of the gate of the NMOS transistor is approximately equal to the  
4 square root of a ratio of electron mobility to the hole mobility in the channel region.

1 23. The structure of claim 1 wherein the first transistor comprises a PMOS transistor and the  
2 second transistor comprises an NMOS transistor and wherein the ratio of a width of the gate of  
3 the PMOS transistor to a width of the gate of the NMOS transistor is approximately equal to the  
4 ratio of electron mobility to hole mobility in the channel region.

1 24. The structure of claim 1 wherein the first and second source and drain regions and the  
2 gate electrodes of the first and second transistors each include a silicided portion.

1 25. The structure of claim 1 wherein the distance between a junction between the first  
2 semiconductor material and the second semiconductor material and the gate dielectric edge is  
3 less than 700 angstroms.

- 1    26.    An inverter comprising:  
2            a transistor formed in the semiconductor substrate, the transistor having a source region  
3    and a drain region formed in a semiconductor substrate oppositely adjacent a channel region,  
4    wherein the channel is formed in a first semiconductor material and at least a portion of the  
5    source region and the drain region is formed in a second semiconductor material, the first  
6    semiconductor material being different than the second semiconductor material ;  
7            a load element formed in the semiconductor substrate, the load element coupled between  
8    the drain region and a first supply voltage node; and  
9            a second supply voltage node coupled to the source region.
- 1    27.    The inverter of claim 26 wherein the load element comprises a resistor and the transistor  
2    comprises an NMOS transistor.
- 1    28.    The inverter of claim 26 wherein the load element comprises a resistor and the transistor  
2    comprises a PMOS transistor.
- 1    29.    The inverter of claim 26 wherein the load element comprises a transistor.
- 1    30.    The inverter of claim 29 wherein the load element comprises a strained transistor.
- 1    31.    The inverter of claim 26 wherein the transistor includes a gate dielectric overlying the  
2    channel region, the gate dielectric being formed from a high-k dielectric.
- 1    32.    The inverter of claim 31 wherein the transistor includes a gate electrode overlying the  
2    gate dielectric, the gate electrode comprising a metal material.

1 33. The inverter of claim 26 wherein a lattice constant of the second semiconductor material  
2 is larger than a lattice constant of the first semiconductor material.

1 34. The inverter of claim 33 wherein the transistor is a PMOS transistor.

1 35. The inverter of claim 34 wherein the second semiconductor material comprises silicon  
2 (Si) and germanium (Ge).

1 36. The inverter of claim 35 wherein the concentration of Ge is greater than 10 percent.

1 37. The inverter of claim 26 wherein the lattice constant of the second semiconductor  
2 material is smaller than the lattice constant of the first semiconductor material.

1 38. The inverter of claim 37 wherein the transistor is an NMOS transistor.

1 39. The inverter of claim 38 wherein the second semiconductor material comprises silicon  
2 (Si), germanium (Ge), and carbon (C).

1 40. The inverter of claim 39 wherein the concentration of carbon is in the range of 0.01  
2 percent to 0.04 percent.

1 41. The inverter of claim 26 wherein the first and second source and drain regions and the  
2 gate electrodes of the first and second transistors each include a silicided portion.

1 42. The inverter of claim 26 wherein the first semiconductor material consists essentially of  
2 silicon.

1 43. The inverter of claim 42 wherein the second semiconductor material comprises silicon  
2 and germanium.

1 44. The inverter of claim 42 wherein the second semiconductor material comprises silicon  
2 and carbon.

1 45. The inverter of claim 26 wherein the semiconductor substrate further comprises an  
2 insulator layer underlying the first semiconductor material.

1 46. The inverter of claim 26 and further comprising a conductive material formed over the  
2 source region and the drain region.

1 47. The inverter of claim 46 wherein the conductive material at least one material selected  
2 from the group consisting of titanium silicide, cobalt silicide, nickel silicide, tantalum silicide,  
3 erbium silicide, iridium silicide, cobalt germanosilicide, nickel germanosilicide, cobalt carbon-  
4 silicide, nickel carbon-silicide.

1 48. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, the gate electrode being formed  
3 from a semiconductor.

1 49. The inverter of claim 48 wherein the gate electrode is formed from polycrystalline  
2 silicon.

1 50. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, the gate electrode being formed  
3 from a metal.

1 51. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, the gate electrode being formed  
3 from a metal silicide.

1 52. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, the gate electrode being formed  
3 from a metal nitride.

1 53. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, wherein the gate dielectric  
3 comprises at least one material selected from the group consisting of silicon oxide, silicon  
4 oxynitride, and silicon nitride.

1 54. The inverter of claim 26 wherein the transistor comprises a gate dielectric overlying the  
2 channel region and a gate electrode overlying the gate dielectric, wherein the gate dielectric  
3 comprises a high k dielectric.

1 55. The inverter of claim 54 wherein the gate dielectric comprises at least one material  
2 selected from the group consisting of hafnium oxide, aluminum oxide, and zirconium oxide, and  
3 combinations thereof.



1 56. A method of forming a semiconductor structure, the method comprising:  
2 providing a semiconductor substrate that includes a semiconductor body formed of a first  
3 semiconductor material;  
4 defining a first active area and a second active area in the semiconductor body;  
5 forming a first transistor in the first active area, the first transistor including a source  
6 region and a drain region formed in the semiconductor body oppositely adjacent a channel  
7 region, the first transistor further including a gate dielectric overlying the channel region and a  
8 first gate electrode overlying the first gate dielectric, wherein the first channel region is formed  
9 in the first semiconductor material and at least a portion of the source region and the drain region  
10 is formed in a second semiconductor material, the second semiconductor material having a lattice  
11 constant that is different than a lattice constant of the first semiconductor material;  
12 forming a second element in the second active area; and  
13 forming a conductor between the drain of the transistor and the load element.

1 57. The method of claim 56 wherein the second element comprises a second transistor  
2 including a conductivity type different than that of the first transistor, the second transistor  
3 having second source and drain regions in the substrate oppositely adjacent a second channel  
4 region, wherein the conductor is formed between the drain the first transistor and the drain of the  
5 second transistor.

1 58. The method of claim 57 and further comprising:  
2 electrically coupling the source of the first transistor to a first supply voltage node; and  
3 electrically coupling the source of the second transistor to a second supply voltage node.

1 59. The method of claim 56 wherein the second element comprises a resistor.

1 60. The method of claim 59 wherein the resistor comprises a first terminal and a second  
2 terminal such that the conductor is formed between the drain of the transistor and the first  
3 terminal of the resistor, the method further comprising:

4 electrically coupling the source of the first transistor to a first supply voltage node; and

5 electrically coupling the second terminal of the resistor to a second supply voltage node.

1 61. The method of claim 56 wherein forming a first transistor comprises:

2 forming a gate stack that includes the gate dielectric and the gate electrode;

3 forming a dielectric layer over the first active area including the gate stack;

4 anisotropically etching the dielectric layer to form sidewall spacers along sidewalls of the  
5 gate electrode;

6 etching a portion of the semiconductor body to form trenches adjacent the sidewall  
7 spacers; and

8 forming the second semiconductor material in the trenches.

1 62. The method of claim 61 and further comprising implanting dopants through the second  
2 semiconductor material and into the semiconductor body to form the source and drain regions.

1 63. The method of claim 62 wherein the source and drain regions extend at least 1000  
2 angstroms into the semiconductor body.

1 64. The method of claim 63 wherein the second semiconductor material has thickness of less  
2 than about 200 angstroms.

1 65. The method of claim 61 and further comprising forming a layer of the first semiconductor  
2 material over the second semiconductor material.

1 66. The method of claim 61 wherein forming a gate stack further comprises forming a second  
2 gate stack over the second active area and wherein forming a dielectric layer comprises forming  
3 a dielectric layer over the first active area and the second active area.

1 67. The method of claim 66 and further comprising forming a mask over the second active  
2 area after forming the dielectric layer but before anisotropically etching.

1 68. The method of claim 56 wherein the lattice constant of the second semiconductor  
2 material is larger than the lattice constant of the first semiconductor material.

1 69. The method of claim 68 wherein the first transistor is a PMOS transistor.

1 70. The method of claim 69 wherein the second semiconductor material comprises silicon  
2 and germanium.

1 71. The method of claim 70 wherein the second semiconductor material comprises silicon,  
2 germanium, and carbon.

1 72. The method of claim 70 wherein the concentration of germanium is greater than 10  
2 percent.

1 73. The method of claim 56 wherein the lattice constant of the second semiconductor  
2 material is smaller than the lattice constant of the first semiconductor material.

- 1 74. The method of claim 73 wherein the first transistor is an NMOS transistor.
- 1 75. The method of claim 74 wherein the second semiconductor material comprises silicon  
2 and carbon.
- 1 76. The method of claim 75 wherein the second semiconductor material comprises silicon,  
2 germanium, and carbon.
- 1 77. The method of claim 75 wherein the concentration of carbon is in the range of 0.01  
2 percent to 0.04 percent.

p